Show simple item record

dc.contributor.authorYoon, Hongil
dc.contributor.authorSohi, Gurindar
dc.date.accessioned2015-02-03T16:31:37Z
dc.date.available2015-02-03T16:31:37Z
dc.date.issued2013-05-31
dc.identifier.citationTR1816en
dc.identifier.urihttp://digital.library.wisc.edu/1793/70463
dc.description.abstractMost multiprocessors employ coherent caches despite the overheads of doing so. As future processors will be multi-processors with elaborate cache hierarchies, the overheads of cache coherence will be an important area for efficiency improvements. This paper proposes a novel technique, called Multi-Line Invalidation (MLI) messages, to reduce an important aspect of coherence overhead - the invalidation traffic - by combining multiple traditional (single-line) invalidation messages into a single message. MLI messages can be used alongside any traditional coherence protocols. Two empirical phenomena - the coarse-grain nature of data sharing and the trend towards programs that are free of data races - enhance the utility of MLI messages. This paper illustrates how MLI messages could be constructed and deployed alongside an existing coherence protocol. It then presents an evaluation of their effectiveness in reducing the number of invalidation messages for several benchmark programs. We find that in several cases a significant reduction in the overall address network traffic and energy consumption could be achieved without performance degradation.en
dc.subjectmulti line invalidation messagesen
dc.subjectinvalidation overheaden
dc.subjectcache coherenceen
dc.subjectmulticoreen
dc.titleReducing Coherence Overheads with Multi-line Invalidation (MLI) Messagesen
dc.typeTechnical Reporten


Files in this item

Thumbnail

This item appears in the following Collection(s)

  • CS Technical Reports
    Technical Reports Archive for the Department of Computer Sciences at the University of Wisconsin-Madison

Show simple item record